Articles
Datasheet
|
74xx Series |
Description |
4xxx Series |
Description |
|
NAND Gate |
NOR Gate 4*2 |
||
|
NAND Gate |
NOR Gate 2*4 |
||
|
NOR Gate |
Dual Complementary Pair pulse inverter |
||
|
NAND Gate with open collector o/p |
NAND Gate 4*2 |
||
|
Inverter |
NAND Gate 2*4 |
||
|
Inverter with open collector o/p |
Dual D type Flip Flop |
||
|
Hex inverters/buffers |
Quad Bilateral switch |
||
|
Driver not Inverting |
5 Stage Johnson Counter |
||
|
AND Gate |
CEMOS Divided by n counter |
||
|
AND Gate |
CEMOS Divided by n counter |
||
|
NAND Gate |
NAND Gate 3*3 |
||
|
AND Gate |
NOR Gate 3*3 |
||
|
Monostable Multivibrator |
Dual J-K Master Slave Flip-flop |
||
|
Monoflop,post-triggerable |
BCD-Decimal Decoder |
||
|
Line Driver, non inverting |
Binary/Decade up/down counter |
||
|
Line Driver, non inverting |
EX-OR gate 3*2 |
||
|
NANA Gate, Schmitt trigger |
Parallel in parallel out shift register |
||
|
13 input NAND Gate |
Binary counter 12 |
||
|
EX-OR Gate |
Quad Clocked D Latch |
||
|
1-8 Decoder / Demultiplexer |
Quad 3 stage NAND R/S latches |
||
|
1-4 Decoder / Demultiplexer |
Micropower phase lock loop |
||
|
Inverter |
Monostable/Astable Multivibrator |
||
|
10 to 4 & 8 to 3 Priority Encoder |
Dual J-K Master slave flip-flop |
||
|
AND Gate |
hex Inverter buffer |
||
|
AND Gate |
hex non inverting buffer |
||
|
Multiplexer dual 4-1 |
Dual 4 channel analog multiplexer/demultiplexer |
||
|
Decoder / Demultiplexer |
Dual 2 channel analog multiplexer/demultiplexer |
||
|
Decoder / Demultiplexer |
CEMOS liquid crystal display driver |
||
|
2-1 data selector / demultiplexer |
14 Stage ripple carry binary counter |
||
|
Hex Inverter |
CEMOS 4 bit magnitude comparator |
||
|
Synchronous four bit counter |
Quad bilateral switch |
||
|
Driver / Inverter |
NAND Gate 1*8 |
||
|
BCD Decade Counter |
Inverter |
||
|
Shift register 8 bit, parallel o/p |
Quad 2 input EX-OR Gate |
||
|
Parallel in /serial out 8 bit |
Quad 2 input OR Buffered B Series Gate |
||
|
Parallel Load 8bit shift register |
CEMOS D type register |
||
|
9 bit parity generator/checker |
AND Gate |
||
|
BCD/Decade Up/Down counter |
NAND Gate Schmitt trigger |
||
|
Synchronous Up down counter |
BCD To Seven segment latch/decoder |
||
|
Synchronous 4 bit up/down counter |
Dual BCD up counter |
||
|
$ Bit parallel access Shift Register |
Dual precision Monostable |
||
|
4 Stage Ripple Counter |
Programmable timer |
||
|
8 Bit Shift Register |
|
||
|
NAND Gate |
|||
|
AND Gate |
|||
|
Four Input NAND Gate |
|||
|
NOR Gate |
Others |
Description |
|
|
16 x 5 Asynchronous Memory |
Voltage Comparator |
||
|
Octal Buffer / Line Driver |
Adjustable Voltage Regulator |
||
|
Quad Bus Tran receiver |
Voltage to frequency converter |
||
|
Quad Bus Tran receiver |
Low noise Dual Pre Amplifier |
||
|
Line Driver, Non inverting |
Phase Lock Loop |
||
|
Octal Bus transceiver |
Voltage Controlled Oscillator |
||
|
NOR Gate |
Operational Amplifier |
||
|
Data Selector / Multiplexer |
Voltage regulator |
||
|
Quad 2 input Multiplexer |
Timer |
||
|
8 Bit Addressable Latch |
Function Generator |
||
|
Dual 5-Input Nor Gate |
High Voltage high current darlington array |
||
|
Quad 2-Input Exclusive NOR Gate |
Negative voltage regulator |
||
|
NOR Gate |
10 Watt Audio Amplifier |
||
|
Octal D-type Flip-Flop with Clear |
10 + 10 Watt Stereo Audio Amplifier |
||
|
Quad Set-Reset Latch |
|
||
|
Odd / Even Parity Generator / Checker |
|||
|
Multiplexer With Storage |
|||
|
8 Bit Universal Shift Storage Register |
|||
|
NAND Gate (1*8) |
|||
|
OR Gate |
|||
|
8 Bit Universal Shift / Storage register |
|||
|
3-State Hex Buffer |
|||
|
Octal Transparent Latch |
|||
|
Octal D-Type Flip-flop |
|||
|
NAND Buffer |
|||
|
4 Bit Decade Counter |
|||
|
4 Bit binary Counter |
|||
|
Shift registers |
|||
|
4 Input NAND Buffer |
|||
|
14 Stage Binary Ripple Counter |
|||
|
Decoder BCD to Decimal |
|||
|
BCD To Decimal Decoder |
|||
|
Decoder BCD to Seven Segment |
|||
|
Decoder BCD to Seven Segment |
|||
|
4 Wide AND-OR Gate |
|||
|
Octal Buffers and line driver |
|||
|
Dual 4 bit binary counter |
|||
|
4-2-3-2 Input AND-OR-Inverter Gate |
|||
|
8 Bit Magnitude/Identity Comparator |
|||
|
Flip-Flop with Preset and Clear |
|||
|
AND gated J-K master slave flip-flop |
|||
|
Master-Slave J-K flip-flop |
|||
|
D Flip-Flop |
|||
|
D Latch With Complementary output |
|||
|
J-K Flip-Flop dual edge/pulse Trigger |
|||
|
4-Bit Binary full adder |
|||
|
Comparator 4 bit |
|||
|
EX-OR Gate |
|||
|
Decade and Binary Counter |
|||
|
8 Bit Shift Register |
|||
|
Decade div by 12 and binary counter |
|||
|
Decade and Binary Counter |
|||
|
4 bit parallel access shift register |
|||